監(jiān)測(cè)集成電路監(jiān)控電池供電設(shè)備
作者：
時(shí)間：2012-01-30
來(lái)源：網(wǎng)絡(luò)
收藏
加入技術(shù)交流群
掃碼加入
和技術(shù)大咖面對(duì)面交流
海量資料庫(kù)查詢(xún)
μCs such as the Motorola 68HC11 have bidirectional reset pins that may contend with active-low RESET from the supervisory IC. If the supervisor reset is high, for instance, and the μC tries to pull it low, the result may be an indeterminate logic level. Figure 8 connections allow both the supervisor and μC to assert valid resets to the system, and also ensure sufficient duration for the reset pulses (μC resets may be too short for some devices in the system).
Figure 8. These connections allow dual control of the buffered reset line, and extend the duration of resets issued by the μP.
The capacitor enables resets from the supervisor and μC to pull active-low MR low. active-low MR going low initiates a 200ms timeout within the supervisor, producing a 200ms minimum pulse at its active-low RESET terminal (pin 2) that overrides the μC active-low RESET and drives the system reset line via the buffer. active-low MR returns high as the capacitor charges. When the μC active-low RESET de-asserts following the timeout delay, the capacitor discharges through the active-low MR pull-up resistor and an internal ESD-protection diode.
評(píng)論